150 MHz

100 MHz

±0.50 dB

7V to 12V

1500 V/µs

2.6 pA/√Hz

-45 dBc

11 mA

80 dB



# LMH6505 Wideband, Low Power, Linear-in-dB, Variable Gain Amplifier

### **General Description**

The LMH6505 is a wideband DC coupled voltage controlled gain stage followed by a high speed current feedback operational amplifier which can directly drive a low impedance load. The gain adjustment range is 80 dB for up to 10 MHz which is accomplished by varying the gain control input voltage, V<sub>G</sub>.

Maximum gain is set by external components, and the gain can be reduced all the way to cutoff. Power consumption is 110 mW with a speed of 150 MHz and a gain control bandwidth (BW) of 100 MHz. Output referred DC offset voltage is less than 55 mV over the entire gain control voltage range. Device-to-device gain matching is within ±0.5 dB at maximum gain. Furthermore, gain is tested and guaranteed over a wide range. The output current feedback op amp allows high frequency large signals (Slew Rate = 1500 V/us) and can also drive a heavy load current (60 mA) guaranteed. Near ideal input characteristics (i.e. low input bias current, low offset, low pin 3 resistance) enable the device to be easily configured as an inverting amplifier as well.

To provide ease of use when working with a single supply, the  $V_{c}$  range is set to be from 0V to +2V relative to the ground pin potential (pin 4). V<sub>G</sub> input impedance is high in order to ease drive requirement. In single supply operation, the ground pin is tied to a "virtual" half supply.

The LMH6505's gain control is linear in dB for a large portion of the total gain control range from 0 dB down to -85 dB at 25°C, as shown below. This makes the device suitable for AGC applications. For linear gain control applications, see the LMH6503 datasheet.

The LMH6505 is available in either the 8-Pin SOIC or the 8-Pin MSOP package. The combination of minimal external components and small outline packages allows the LMH6505 to be used in space-constrained applications.


### Features

 $V_{S} = \pm 5V, T_{A} = 25^{\circ}C, R_{F} = 1 \text{ k}\Omega, R_{G} = 100\Omega, R_{L} = 100\Omega,$  $A_V = A_{VMAX} = 9.4 V/V$ , Typical values unless specified.

- -3 dB BW Gain control BW .
- -Adjustment range (<10 MHz)
- -Gain matching (limit)
- Supply voltage range
- Slew rate (inverting)
- Supply current (no load)
- Linear output current ±60 mA
- Output voltage swing ±2.4V
- Input noise voltage 4.4 nV/√Hz
- Input noise current
- THD (20 MHz,  $R_1 = 100\Omega$ ,  $V_0 = 2 V_{PP}$ )

### Applications

- Variable attenuator
- AGC
- Voltage controlled filter
- -Video imaging processing



# R<sub>F</sub> 1 kΩ

R

20171002

 $\cap \cap$ 

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 6)	
Human Body Model	2000V
Machine Model	200V
Input Current	±10 mA
Output Current (Note 3)	120 mA
Supply Voltages (V+ - V-)	12.6V
Voltage at Input/ Output pins	V+ +0.8V, V <sup>-</sup> -0.8V
Storage Temperature Range	–65°C to 150°C

Junction Temperature	150°C
Soldering Information:	
Infrared or Convection (20 sec)	235°C
Wave Soldering (10 sec)	260°C

### Operating Ratings (Note 1)

Supply Voltages (V+ - V-	)	7V to 12V
Temperature Range (Not	te 5)	–40°C to +85°C
Thermal Resistance:	$(\theta_{JC})$	$(\Theta_{JA})$
8 -Pin SOIC	60	165
8-Pin MSOP	65	235

### Electrical Characteristics (Note 2)

Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}C$ ,  $V_S = \pm 5V$ ,  $A_{VMAX} = 9.4 \text{ V/V}$ ,  $R_F = 1 \text{ k}\Omega$ ,  $R_G = 100\Omega$ ,  $V_{IN} = \pm 0.1V$ ,  $R_L = 100\Omega$ ,  $V_G = +2V$ . **Boldface** limits apply at the temperature extremes.


Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
Frequency	y Domain Response	1			, ,	1
BW	-3 dB Bandwidth	V <sub>OUT</sub> < 1 V <sub>PP</sub>		150		MHz
		$V_{OUT} < 4 V_{PP}, A_{VMAX} = 100$		38		
GF	Gain Flatness	$V_{OUT} < 1 V_{PP}$		40		MHz
		$0.9V \le V_{\rm G} \le 2V, \pm 0.2  \rm dB$				
Att Range	Flat Band (Relative to Max Gain)	±0.2 dB Flatness, f < 30 MHz		26		
	Attenuation Range (Note 15)	±0.1 dB Flatness, f < 30 MHz		9.5		dB
BW Control	Gain control Bandwidth	V <sub>G</sub> = 1V (Note 4)		100		MHz
CT (dB)	Feed-through	V <sub>G</sub> = 0V, 30 MHz		-51		dB
		(Output/Input)				
GR	Gain Adjustment Range	f < 10 MHz		80		dB
		f < 30 MHz		71		
Time Dom	ain Response					
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	0.5V Step		2.1		ns
OS %	Overshoot			10		%
SR	Slew Rate (Note 7)	Non Inverting		900		V/µs
		Inverting		1500		v/µs
Distortion	& Noise Performance					
HD2	2 <sup>nd</sup> Harmonic Distortion	2V <sub>PP</sub> , 20 MHz		-47		
HD3	3 <sup>rd</sup> Harmonic Distortion			-61		dBc
THD	Total Harmonic Distortion			-45		
En tot	Total Equivalent Input Noise	f > 1 MHz, $R_{SOURCE}$ = 50 $\Omega$		4.4		nV/√Hz
I <sub>N</sub>	Input Noise Current	f > 1 MHz		2.6		pA/√Hz
DG	Differential Gain	f = 4.43 MHz, R <sub>1</sub> = 100Ω		0.30		%
DP	Differential Phase			0.15		deg
DC & Misc	cellaneous Performance		-		-	
GACCU	Gain Accuracy	V <sub>G</sub> = 2.0V		0	±0.50	-10
	(See Application Information)	0.8V < V <sub>G</sub> < 2V		+0.1/-0.53	+4.3/-3.9	dB
G Match	Gain Matching	V <sub>G</sub> = 2.0V		_	±0.50	
	(See Application Information)	0.8V < V <sub>G</sub> < 2V		_	+4.2/-4.0	dB
К	Gain Multiplier (See Application Information)		0.890 <b>0.830</b>	0.940	0.990 <b>1.04</b>	V/V

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
V <sub>IN</sub> NL	Input Voltage Range	R <sub>G</sub> Open		±3		
V <sub>IN</sub> L		R <sub>G</sub> = 100Ω	±0.60 <b>±0.50</b>	±0.74		
RG_MAX	R <sub>G</sub> Current	Pin 3	±6.0 <b>±5.0</b>	±7.4		mA
BIAS	Bias Current	Pin 2 (Note 10)		-0.6	–2.5 <b>–2.6</b>	μA
TC I <sub>BIAS</sub>	Bias Current Drift	Pin 2 (Note 11)		1.28		nA/°C
R <sub>IN</sub>	Input Resistance	Pin 2		7		MΩ
C <sub>IN</sub>	Input Capacitance	Pin 2		2.8		pF
VG	V <sub>G</sub> Bias Current	Pin 1, V <sub>G</sub> = 2V (Note 10)		0.9		μA
TC I <sub>VG</sub>	V <sub>G</sub> Bias Drift	Pin 1 (Note 11)		10		pA/°C
R <sub>VG</sub>	V <sub>G</sub> Input Resistance	Pin 1		25		MΩ
C <sub>VG</sub>	V <sub>G</sub> Input Capacitance	Pin 1		2.8		pF
V <sub>OUT</sub> L	Output Voltage Range	R <sub>L</sub> = 100Ω	±2.1 <b>±1.9</b>	±2.4		v
V <sub>OUT</sub> NL		R <sub>L</sub> = Open		±3.1		]
R <sub>OUT</sub>	Output Impedance	DC		0.12		Ω
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 4V$ from Rails	±60 <b>±40</b>	±80		mA
V <sub>O OFFSET</sub>	Output Offset Voltage	0V < V <sub>G</sub> < 2V		±10	±55 <b>±70</b>	mV
+PSRR	+Power Supply Rejection Ratio (Note 12)	Input Referred, 1V change, V <sub>G</sub> = 2.2V	-65	-72		dB
-PSRR	-Power Supply Rejection Ratio (Note 12)	Input Referred, 1V change, V <sub>G</sub> = 2.2V	-65	-75		dB
I <sub>S</sub>	Supply Current	No Load	9.5 <b>7.5</b>	11	14 <b>16</b>	mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the Electrical Tables under conditions of internal self-heating where  $T_J > T_A$ .

Note 3: The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations or value specified, whichever is lower. Note 4: Gain control frequency response schematic:



20171016

Note 5: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Note 6: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

LMH6505

Note 7: Slew rate is the average of the rising and falling slew rates.

Note 8: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 9: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

Note 10: Positive current corresponds to current flowing into the device.

Note 11: Drift is determined by dividing the change in parameter distribution at temperature extremes by the total temperature change.

Note 12: +PSRR definition:  $[|\Delta V_{OUT}/\Delta V+| / A_V]$ , -PSRR definition:  $[|\Delta V_{OUT}/\Delta V-| / A_V]$  with 0.1V input voltage.  $\Delta V_{OUT}$  is the change in output voltage with offset shift subtracted out.

Note 13: Gain/Phase normalized to low frequency value at 25°C.


Note 14: Gain/Phase normalized to low frequency value at each setting.

**Note 15:** Flat Band Attenuation (Relative To Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either  $\pm 0.2$  dB or  $\pm 0.1$  dB), relative to A<sub>VMAX</sub> gain. For example, for f < 30 MHz, here are the Flat Band Attenuation ranges:

 $\pm$ 0.2 dB: 19.7 dB down to -6.3 dB = 26 dB range

 $\pm 0.1$  dB: 19.7 dB down to 10.2 dB = 9.5 dB range

## **Connection Diagram**




## **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin SOIC	LMH6505MA	LMH6505MA	95 Units/Rail	M08A	
6-FIII 3010	LMH6505MAX		2.5k Units Tape and Reel	IVIUOA	
8-Pin MSOP	LMH6505MM	4704	1k Units Tape and Reel	MUA08A	
0-PIII WISOP	LMH6505MMX	AZ2A	3.5k Units Tape and Reel	IVIOA06A	


LMH6505

**Typical Performance Characteristics** Unless otherwise specified:  $V_S = \pm 5V$ ,  $T_A = 25^{\circ}C$ ,  $V_G = V_{GMAX}$ ,  $R_F = 1 \text{ k}\Omega$ ,  $R_G = 100\Omega$ ,  $V_{IN} = 0.1V$ , input terminated in 50 $\Omega$ .  $R_L = 100\Omega$ , Typical values.




# Frequency Response for Various $V_G$ ( $A_{VMAX}$ = 100) (Large Signal)











www.national.com







20171023

100

1k

10M

100M


20171034

100k


FREQUENCY (Hz)

1M


10k




Output Offset Voltage vs. V<sub>G</sub> (Typical Unit #1)




Gain Variation Over entire Temp Range vs. V<sub>G</sub>








Output Offset Voltage vs. V<sub>G</sub> (Typical Unit #2)






10 100 1k 10k 100k 1M 10M FREQUENCY (Hz)


Output Noise Density vs. Frequency

10


1




**Distribution of Output Offset Voltage** 



**Output Noise Density vs. Frequency** 





Input Referred Noise Density vs. Frequency



20171036








**Output Voltage vs. Output Current (Sinking)** 

20


20







-0.1 -0.15 -0.6 -0.2 0.2 0.6 -1.4 -1 1 1.4 V<sub>OUT</sub> DC (V)













20171014



20171017




## **Application Information**


#### GENERAL DESCRIPTION

The key features of the LMH6505 are:

- Low power
- Broad voltage controlled gain and attenuation range (from A<sub>VMAX</sub> down to complete cutoff)
- Bandwidth independent, resistor programmable gain range (R<sub>G</sub>)
- Broad signal and gain control bandwidths
- · Frequency response may be adjusted with R<sub>F</sub>
- · High impedance signal and gain control inputs

The LMH6505 combines a closed loop input buffer ("X1" Block in *Figure 1*), a voltage controlled variable gain cell ("MULT" Block) and an output amplifier ("CFA" Block). The input buffer is a transconductance stage whose gain is set by the gain setting resistor, R<sub>G</sub>. The output amplifier is a current feedback op amp and is configured as a transimpedance stage whose gain is set by, and is equal to, the feedback resistor, R<sub>F</sub>. The maximum gain, A<sub>VMAX</sub>, of the LMH6505 is defined by the ratio: K  $\cdot$  R<sub>F</sub>/R<sub>G</sub> where "K" is the gain multiplier with a nominal value of 0.940. As the gain control input (V<sub>G</sub>) changes over its 0 to 2V range, the gain is adjusted over a range of about 80 dB relative to the maximum set gain.





#### SETTING THE LMH6505 MAXIMUM GAIN

$$A_{VMAX} = \frac{R_F}{R_G} \cdot K$$
(1)

Although the LMH6505 is specified at  $A_{VMAX} = 9.4 V/V$ , the recommended  $A_{VMAX}$  varies between 2 and 100. Higher gains are possible but usually impractical due to output offsets, noise and distortion. When varying  $A_{VMAX}$  several tradeoffs are made:

R<sub>G</sub>: determines the input voltage range

R<sub>F</sub>: determines overall bandwidth

The amount of current which the input buffer can source/sink into  $R_G$  is limited and is given in the  $I_{RG_MAX}$  specification. This sets the maximum input voltage:

$$V_{IN} (MAX) = I_{R_G MAX} \cdot R_G$$
<sup>(2)</sup>

As the  $I_{RG_MAX}$  limit is approached with increasing the input voltage or with the lowering of  $R_G$ , the device's harmonic distortion will increase. Changes in  $R_F$  will have a dramatic effect on the small signal bandwidth. The output amplifier of the LMH6505 is a current feedback amplifier (CFA) and its bandwidth is determined by  $R_F$ . As with any CFA, doubling the feedback resistor will roughly cut the bandwidth of the device in half. For more about CFAs, see the basic tutorial, OA-20, "Current Feedback Myths Debunked," or a more rigorous analysis, OA-13, "Current Feedback Amplifier Loop Gain Analysis and Performance Enhancements."

#### OTHER CONFIGURATIONS

#### 1) Single Supply Operation

The LMH6505 can be configured for use in a single supply environment. Doing so requires the following:

- a) Bias pin 4 and  $R_G$  to a "virtual half supply" somewhere close to the middle of V+ and V- range. The other end of  $R_G$  is tied to pin 3. The "virtual half supply" needs to be capable of sinking and sourcing the expected current flow through  $R_G$ .
- b) Ensure that  $V_G$  can be adjusted from 0V to 2V above the "virtual half supply".
- c) Bias the input (pin 2) to make sure that it stays within the range of 2V above V<sup>-</sup> to 2V below V<sup>+</sup>. See the Input Voltage Range specification in the Electrical Characteristics table. This can be accomplished by either DC biasing the

LMH6505

input and AC coupling the input signal, or alternatively, by direct coupling if the output of the driving stage is also biased to half supply.

Arranged this way, the LMH6505 will respond to the current flowing through  $\rm R_{G}$ . The gain control relationship will be similar to the split supply arrangement with  $\rm V_{G}$  measured with reference to pin 4. Keep in mind that the circuit described above will also center the output voltage to the "virtual half supply voltage."

#### 2) Arbitrarily Referenced Input Signal

Having a wide input voltage range on the input (pin 2) (±3V typical), the LMH6505 can be configured to control the gain on signals which are not referenced to ground (e.g. Half Supply biased circuits). This node will be called the "reference node". In such cases, the other end of  $R_G$  which is the side not tied to pin 3 can be tied to this reference node so that  $R_G$  will "look at" the difference between the signal and this reference only. Keep in mind that the reference node needs to source and sink the current flowing through  $R_G$ .

#### GAIN ACCURACY

Gain accuracy is defined as the actual gain compared against the theoretical gain at a certain  $V_G$ , the results of which are expressed in dB. (See *Figure 2*).

Theoretical gain is given by:

$$A(V/V) = K \times \frac{R_F}{R_G} \times \frac{1}{1 + e^{\left[\frac{N - V_G}{V_C}\right]}}$$
(3)

Where K = 0.940 (nominal) N = 1.01V & V<sub>C</sub> = 79 mV at room temperature

For a  $V_{\rm G}$  range, the value specified in the tables represents the worst case accuracy over the entire range. The "Typical" value would be the difference between the "Typical Gain" and the "Theoretical Gain." The "Max" value would be the worst case difference between the actual gain and the "Theoretical Gain" for the entire population.

#### GAIN MATCHING

As *Figure 2* shows, gain matching is the limit on gain variation at a certain  $V_G$ , expressed in dB, and is specified as "±Max" only. There is no "Typical." For a  $V_G$  range, the value specified represents the worst case matching over the entire range. The "Max" value would be the worst case difference between the actual gain and the typical gain for the entire population.





FIGURE 2. LMH6505 Gain Accuracy & Gain Matching Defined

#### GAIN PARTITIONING

If high levels of gain are needed, gain partitioning should be considered:



#### FIGURE 3. Gain Partitioning

The maximum gain range for this circuit is given by the following equation:

MAXIMUM GAIN = 
$$\left[1 + \frac{R_2}{R_1}\right] \cdot \left[\frac{R_F}{R_G}\right] \cdot K$$
 (4)

The LMH6624 is a low noise wideband voltage feedback amplifier. Setting  $R_2$  at 909 $\Omega$  and  $R_1$  at 100 $\Omega$  produces a gain of 20 dB. Setting  $R_F$  at 1000 $\Omega$  as recommended and  $R_G$  at  $50\Omega$ , produces a gain of about 26 dB in the LMH6505. The total gain of this circuit is therefore approximately 46 dB. It is important to understand that when partitioning to obtain high levels of gain, very small signal levels will drive the amplifiers to full scale output. For example, with 46 dB of gain, a 20 mV signal at the input will drive the output of the LMH6624 to 200 mV and the output of the LMH6505 to 4V. Accordingly, the designer must carefully consider the contributions of each stage to the overall characteristics. Through gain partitioning the designer is provided with an opportunity to optimize the frequency response, noise, distortion, settling time, and loading effects of each amplifier to achieve improved overall performance.

www.national.com

#### LMH6505 GAIN CONTROL RANGE AND MINIMUM GAIN

Before discussing Gain Control Range, it is important to understand the issues which limit it. The minimum gain of the LMH6505 is theoretically zero, but in practical circuits it is limited by the amount of feedthrough, here defined as the gain when  $V_G = 0V$ . Capacitive coupling through the board and package, as well as coupling through the supplies, will determine the amount of feedthrough. Even at DC, the input signal will not be completely rejected. At high frequencies feedthrough will get worse because of its capacitive nature. At frequencies below 10 MHz, the feed through will be less than -60 dB and therefore, it can be said that with  $A_{VMAX} = 20$  dB, the gain control range is 80 dB.


#### LMH6505 GAIN CONTROL FUNCTION

In the plot, Gain vs.  $V_G$ , we can see the gain as a function of the control voltage. The "Gain (V/V)" plot, sometimes referred to as the S-curve, is the linear (V/V) gain. This is a hyperbolic tangent relationship and is given by Equation 3. The "Gain (dB)" plots the gain in dB and is linear over a wide range of gains. Because of this, the LMH6505 gain control is referred to as "linear-in-dB."

For applications where the LMH6505 will be used at the heart of a closed loop AGC circuit, the S-curve control characteristic provides a broad linear (in dB) control range with soft limiting at the highest gains where large changes in control voltage result in small changes in gain. For applications requiring a fully linear (in dB) control characteristic, use the LMH6505 at half gain and below ( $V_G \leq 1V$ ).

#### GAIN STABILITY

The LMH6505 architecture allows complete attenuation of the output signal from full gain to complete cutoff. This is achieved by having the gain control signal  $V_G$  "throttle" the signal which gets through to the final stage and which results in the output signal. As a consequence, the  $R_G$  pin's (pin 3) average current (DC current) influences the operating point of this "throttle" circuit and affects the LMH6505's gain slightly. *Figure 4* below, shows this effect as a function of the gain set by  $V_G$ .



#### FIGURE 4. LMH6505 Gain Variation over R<sub>G</sub> DC Current Capability vs. Gain

This plot shows the expected gain variation for the maximum  $R_G$  DC current capability (±4.5 mA). For example, with gain ( $A_V$ ) set to -60 dB, if the  $R_G$  pin DC current is increased to 4.5 mA sourcing, one would expect to see the gain increase by about 3 dB (to -57 dB). Conversely, 4.5 mA DC sinking cur-

rent through  $R_G$  would increase gain by 1.75 dB (to -58.25 dB). As you can see from *Figure 4* above, the effect is most pronounced with reduced gain and is limited to less than 3.75 dB variation maximum.


If the application is expected to experience  $R_G$  DC current variation and the LMH6505 gain variation is beyond acceptable limits, please refer to the LMH6502 (Differential Linear in dB variable gain amplifier) datasheet instead at http://www.national.com/ds/LM/LMH6502.pdf.

# AVOIDING OVERDRIVE OF THE LMH6505 GAIN CONTROL INPUT

There is an additional requirement for the LMH6505 Gain Control Input (V<sub>G</sub>): V<sub>G</sub> must not exceed +2.3V (with ±5V supplies). The gain control circuitry may saturate and the gain may actually be reduced. In applications where V<sub>G</sub> is being driven from a DAC, this can easily be addressed in the software. If there is a linear loop driving V<sub>G</sub>, such as an AGC loop, other methods of limiting the input voltage should be implemented. One simple solution is to place a 2.2:1 resistive divider on the V<sub>G</sub> input. If the device driving this divider is operating off of ±5V supplies as well, its output will not exceed 5V and through the divider V<sub>G</sub> can not exceed 2.3V.

# IMPROVING THE LMH6505 LARGE SIGNAL PERFORMANCE

*Figure 5* illustrates an inverting gain scheme for the LMH6505.



#### **FIGURE 5. Inverting Amplifier**

The input signal is applied through the  $\rm R_{G}$  resistor. The  $\rm V_{IN}$  pin should be grounded through a 25 $\Omega$  resistor. The maximum gain range of this configuration is given in the following equation:

$$A_{VMAX} = -\left\lfloor \frac{R_F}{R_G} \right\rfloor \cdot K$$
(5)

The inverting slew rate of the LMH6505 is much higher than that of the non-inverting slew rate. This  $\approx 2X$  performance improvement comes about because in the non-inverting configuration the slew rate of the overall amplifier is limited by the input buffer. In the inverting circuit, the input buffer remains at a fixed voltage and does not affect slew rate.

#### TRANSMISSION LINE MATCHING

One method for matching the characteristic impedance of a transmission line is to place the appropriate resistor at the input or output of the amplifier. *Figure 6* shows a typical circuit configuration for matching transmission lines.




FIGURE 6. Transmission Line Matching

The resistors  $R_S$ ,  $R_I$ ,  $R_O$ , and  $R_T$  are equal to the characteristic impedance,  $Z_O$ , of the transmission line or cable. Use  $C_O$  to match the output transmission line over a greater frequency range. It compensates for the increase of the op amp's output impedance with frequency.

# MINIMIZING PARASITIC EFFECTS ON SMALL SIGNAL BANDWIDTH

The best way to minimize parasitic effects is to use surface mount components and to minimize lead lengths and component distance from the LMH6505. For designs utilizing through-hole components, specifically axial resistors, resistor self-capacitance should be considered. For example, the average magnitude of parasitic capacitance of RN55D 1% metal film resistors is about 0.15 pF with variations of as much as 0.1 pF between lots. Given the LMH6505's extended bandwidth, these small parasitic reactance variations can cause measurable frequency response variations in the highest octave. We therefore recommend the use of surface mount resistors to minimize these parasitic reactance effects.


#### RECOMMENDATIONS

Here are some recommendations to avoid problems and to get the best performance:

- Do not place a capacitor across R<sub>F</sub>. However, an appropriately chosen series RC combination can be used to shape the frequency response.
- Keep traces connecting R<sub>F</sub> separated and as short as possible.
- Place a small resistor (20-50  $\!\Omega)$  between the output and  $C_L$
- Cut away the ground plane, if any, under R<sub>G</sub>.
- Keep decoupling capacitors as close as possible to the LMH6505.
- Connect pin 2 through a minimum resistance of 25Ω.

#### ADJUSTING OFFSETS AND DC LEVEL SHIFTING

Offsets can be broken into two parts: an input-referred term and an output-referred term. These errors can be trimmed using the circuit in *Figure 7*. First set  $V_G$  to 0V and adjust the trim pot  $R_4$  to null the offset voltage at the output. This will eliminate the output stage offsets. Next set  $V_G$  to 2V and adjust the trim pot  $R_1$  to null the offset voltage at the output. This will eliminate the input stage offsets.



#### FIGURE 7. Offset Adjust Circuit

#### DIGITAL GAIN CONTROL

Digitally variable gain control can be easily realized by driving the LMH6505 gain control input with a digital-to-analog converter (DAC). *Figure 8* illustrates such an application. This circuit employs National Semiconductor's eight-bit DAC0830, the LMC8101 MOS input op amp (Rail-to-Rail Input/Output), and the LMH6505 VGA. With V<sub>REF</sub> set to 2V, the circuit provides up to 80 dB of gain control in 256 steps with up to 0.05% full scale resolution. The maximum gain of this circuit is 20 dB.




FIGURE 8. Digital Gain Control


#### USING THE LMH6505 IN AGC APPLICATIONS

In AGC applications, the control loop forces the LMH6505 to have a fixed output amplitude. The input amplitude will vary over a wide range and this can be the issue that limits dynamic range. At high input amplitudes, the distortion due to the input buffer driving R<sub>G</sub> may exceed that which is produced by the output amplifier driving the load. In the plot, THD vs. Gain, total harmonic distortion (THD) is plotted over a gain range of nearly 35 dB for a fixed output amplitude of 0.25 V<sub>PP</sub> in the specified configuration, R<sub>F</sub> = 1 k $\Omega$ , R<sub>G</sub> = 100 $\Omega$ . When the gain is adjusted to -15 dB (i.e. 35 dB down from A<sub>VMAX</sub>), the input amplitude would be 1.41  $V_{\rm PP}$  and we can see the distortion is at its worst at this gain. If the output amplitude of the AGC were to be raised above 0.25  $V_{PP}$ , the input amplitudes for gains 40 dB down from  $A_{\text{VMAX}}$  would be even higher and the distortion would degrade further. It is for this reason that we recommend lower output amplitudes if wide gain ranges are desired. Using a post-amp like the LMH6714/LMH6720/ LMH6722 family or the LMH6702 would be the best way to preserve dynamic range and yield output amplitudes much higher than 100 mV  $_{\rm PP}$  . Another way of addressing distortion performance and its limitations on dynamic range, would be to raise the value of R<sub>G</sub>. Just like any other high-speed amplifier, by increasing the load resistance, and therefore decreasing the demanded load current, the distortion performance will be improved in most cases. With an increased  $R_G$ ,  $R_F$  will also have to be increased to keep the same  $A_{VMAX}$  and this will decrease the overall bandwidth. It may be possible to insert a series RC combination across R<sub>F</sub> in order to counteract the negative effect on BW when a large R<sub>E</sub> is used.

#### AUTOMATIC GAIN CONTROL (AGC)

#### Fast Response AGC Loop

The AGC circuit shown in *Figure 9* will correct a 6 dB input amplitude step in 100 ns. The circuit includes a two op amp precision rectifier amplitude detector (U1 and U2), and an integrator (U3) to provide high loop gain at low frequencies. The output amplitude is set by  $R_9$ . The following are some suggestions for building fast AGC loops: Precision rectifiers work best with large output signals. Accuracy is improved by blocking DC offsets, as shown in *Figure 9*.



Signal frequencies must not reach the gain control port of the LMH6505, or the output signal will be distorted (modulated by itself). A fast settling AGC needs additional filtering beyond the integrator stage to block signal frequencies. This is provided in *Figure 9* by a simple R-C filter (R<sub>10</sub> and C<sub>3</sub>); better distortion performance can be achieved with a more complex filter. These filters should be scaled with the input signal frequency. Loops with slower response time, which means longer integration time constants, may not need the R<sub>10</sub> – C<sub>3</sub> filter.

Checking the loop stability can be done by monitoring the  $V_G$  voltage while applying a step change in input signal amplitude. Changing the input signal amplitude can be easily done with an arbitrary waveform generator.

# CIRCUIT LAYOUT CONSIDERATIONS & EVALUATION BOARDS

A good high frequency PCB layout including ground plane construction and power supply bypassing close to the package is critical to achieving full performance. The amplifier is sensitive to stray capacitance to ground at the I- input (pin 7) so it is best to keep the node trace area small. Shunt capacitance across the feedback resistor should not be used to compensate for this effect. Capacitance to ground should be minimized by removing the ground plane from under the body of  $R_G$ . Parasitic or load capacitance directly on the output (pin 6) degrades phase margin leading to frequency response peaking.


The LMH6505 is fully stable when driving a 100 $\Omega$  load. With reduced load (e.g. 1k.) there is a possibility of instability at very high frequencies beyond 400 MHz especially with a capacitive load. When the LMH6505 is connected to a light load as such, it is recommended to add a snubber network to the output (e.g. 100 $\Omega$  and 39 pF in series tied between the LMH6505 output and ground). C<sub>L</sub> can also be isolated from the output by placing a small resistor in series with the output (pin 6).

Component parasitics also influence high frequency results. Therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended.

National Semiconductor suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board
		Part Number
LMH6505	SOIC	LMH730066

The evaluation board can be shipped when a device sample request is placed with National Semiconductor. Evaluation board documentation can be found in the LMH6505 product folder at www.National.com.



# Notes

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560